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Abstract
In this paper we describe a new brute force algorithm for building the k-Nearest Neighbor Graph
(k-NNG). The k-NNG algorithm has many applications in areas such as machine learning, bio-
informatics, and clustering analysis. While there are very efficient algorithms for data of low di-
mensions, for high dimensional data the brute force search is the best algorithm. There are two
main parts to the algorithm: the first part is finding the distances between the input vectors which
may be formulated as a matrix multiplication problem. The second is the selection of the k-NNs for
each of the query vectors. For the second part, we describe a novel graphics processing unit (GPU)
-based multi-select algorithm based on quick sort. Our optimization makes clever use of warp voting
functions available on the latest GPUs along with use-controlled cache. Benchmarks show significant
improvement over state-of-the-art implementations of the k-NN search on GPUs.
1 Introduction
The k-nearest neigbhor (k-NN) and the related k-nearest neighbor graph (k-NNG) are important algo-
rithms for data classification with a wide variety of applications in areas such as bioinformatics [1, 2],
data mining [3], machine learning [4–6], cluster analysis [7], and pattern recognition [8]. Given a initial
set of data points called corpus/training set, and a set of query points, k-NN find the nearest k neighbors
in the corpus set for each member of the query set. For low dimensional data-sets, there are a variety
of indexing data structures such as kd-trees [9], BBD-tree [10], random-projection trees (rp-trees) [11],
and hashing based on locally sensitive hash [12] that can be built from the set of corpus/training data
points. Next the k-NN search can be accomplished very efficiently for each data point in the query set
using these data structures. In the case of k-NNG, every data point in the corpus is also a member of
the query set.
Direct construction of exact k-NNG has been also been investigated by many researchers [13–18].
All these methods have time complexity that increases exponentially with data dimension. Approximate
methods that can handle high-dimensional data with a trade-off between speed and accuracy have also
been investigated. These techniques are based on hybrid of spatial subdivision and small scale brute force
refinement [19–21]. The spatial subdivision becomes grossly inaccurate for data sets that have dimension
exceed 103.
For high dimensional data, the most efficient method for finding k-NNG is in fact the brute force
method [22]. The brute force algorithm consists of two fundamental steps. The first step finds the dis-
tances between the query point based on an user-defined metric. This process result in a distance matrix
of size M ×N where M is the number of query points and N is the number of corpus data points. The
k-NNs in the corpus data points for each query point is then found by sorting each row of the matrix and
finding the k indices of the k smallest distances. Recent efforts have accelerated the brute force k-NN
and k-NNG methods by parallelizing on graphics processing units. These methods differ in the manner
in which the k nearest indices are found. In [23, 24] each row of the distance matrix is processed by one
thread. They use a modified insertion sort algorithm to select the k nearest neighbors. The data structure
is stored in global memory, which in turn leads to un-coalseced memory access patterns. Moreover, each
thread has divergent paths to find the k nearest neighbors which leads to loss in computational efficiency.
In [25], every row in the distance matrix is processed by one thread block. A single heap in global memory
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2maintains the current k nearest elements. Each thread strides through the row of the matrix and inserts
an element into a buffer if it is smaller that the largest element in the heap. When the buffer fills up,
all threads synchronize and push their elements into the heap serially. In [26], a thread block is used to
process a single row. Each thread in the thread block strides through the array storing the k smallest
elements in a local heap maintained in global memory. Next all the thread heaps are merged into 32
heaps in shared memory threads in a single thread warp. Finally a single thread merges the 32 heaps
in shared memory to find the k nearest neighbors. Both methods dramatically slow down if k grows
large because of branch divergence and un-coalesced global memory access. In [27], radix sort is used for
finding k nearest neigbhors. Each row is processed in a separate kernel call and for N that fit into GPU
memory, this process underutilizes resources.
Graphics Processing Units: Architecture and Execution Model
Graphics Processing Units (GPUs) were originally developed to handle computations related to computer
graphics tasks such as transformation and shading. Computational scientists used this functionality to
accelerate scientific computing by posing such computations in terms of shading operations [28]. Sub-
sequently, GPU vendors developed specialized C language extensions to facilitate direct access to the
computing hardware for scientific computing. Our implementation uses CUDA [29], a C language exten-
sion developed by NVIDIA.
Architecturally, a NVIDIA GPU consists of several multiprocessors (MPs). Each MP has several serial
processors. In addition to registers, each MP has access to on-chip user-controlled cache called shared
memory. Logically, threads are organized into thread blocks (TBs). All threads in a TB are executed
on a single MP. Threads in a TB can be synchronized and can communicate through shared memory.
Depending on the amount of shared memory and registers required, there could be several TBs assigned
to be executed on a MP. All threads can communicate through global main memory. Registers have
the highest access speed, followed by the shared memory, and then global memory. Of course, data in
the registers cannot be shared among threads. Shared memory locations are accessed through specific
memory banks.
At the hardware level, threads in a TB are divided into groups of 32 threads called thread warps.
Thread warps are analogous the threads in a typical symmetric multi-processor architecture. All threads
in a thread warp execute in lockstep. Any branching between threads in a thread warp will cause se-
rialization (different types of serialization depending on the complexity of the branching). Therefore it
is advisable to avoid branching between threads of the same warp. During global memory access, if the
threads in a warp access locations outside of contiguous 128 byte segments, the memory access will be
serialized. Also, if two or more threads try to access shared memory affiliated to the same memory bank,
this memory access will be serialized. An exception is when all threads in a warp access the same shared
memory location. In such cases, a broadcast mechanism is automatically engaged. Therefore, implemen-
tations of algorithms for GPU acceleration require careful consideration of architectural limitations as
well as advantages.
In our implementation we use an NVIDIA Tesla C2050 GPU. It has 14 multiprocessors each with 32
cores for a total of 448 cores. The single precision peak performance is 1.0TFlops. Each MP has 64KB
of shared memory and a 128KB large register file. Main memory is 3GB GDDR5.
3Methods
In this paper, we present a hybrid parallelization approach for brute force computation of multiple k-NN
queries. The first part of the brute force k-NN, namely, finding the distance metric matrix is formulated
as a matrix multiplication problem. Therefore efficient implementations of dense matrix operations can
be used. The second part is finding the k-NN for each query data point. For this part of brute force
k-NN, we have develop a two level parallel implementation of the quick select algorithm. At the top or
coarse level, multiple queries are processed independently and in parallel. At the fine level of parallelism,
every query is parallelized over thread in a thread block or thread warp.
Related Work
Recently, there are quite a few works that are focussed on parallel k-NN queries on GPUs. In [30], a
truncated bitonic sort based selection algorithm has been described. The results show a dramatic drop
off in performance with increase in both the number of data points n and number of nearest neigh-
bors k. For example, the speedup over straight sort and selection using the CUDA thurst::sort for
n = 216, k = 28, is barely 4X. In [31], a radix select implementation on the GPU is presented for selecting
the kth element. This implementation is very efficient for large values of n and runs upto 190X faster
than a single core CPU implementation of the serial n-select algorithm. In [32] a randomized selection
algorithm is presented. This method however shows no improvement over CUDA thurst::sort for data
sizes of upto 51e5. On the other hand the implementation is [31] shows a 6.3X speedup. Both methods
are however only suited for single query operations on ultra-large data sets. A similar implementation has
been presented by Alabi et al. [33]. The k-NN problem is slightly different from the method for selecting
the kth element because extra work is necessary to track all the k smallest elements.
In [34] a data-parallel quick-sort algorithm for GPUs has been presented. They describe a two stage
process. In the first stage, all thread-blocks cooperatively work on partitioning the original list to a
point where the size of each partition is small enough to be processed by a single thread block. The first
stage needs inter-thread block synchronization since the results of two or more thread blocks needs to be
merged to build the partitions. This can either be done through atomic operations or through default
synchronization by ending kernel execution. The latter needs a new kernel launch for each new phase of
partitioning. The second stage is very similar to the first stage but each partition in this case is handled
by a single thread block.
The partitioning process is a two step processes and uses an auxiliary output array (i.e. it is not
an in-place write operation). In the first step, a pivot element is randomly selected. Next, each thread
strides through the input array counting the number of elements that are greater than equal to and less
than the pivot. These two counts are stored in two arrays in shared memory. A pre-fix sum on these
array in shared memory gives the location in global memory where each thread needs to write into the
auxiliary the elements in the partitioning process. At the end of each partitioning task, the input and
auxiliary arrays are swapped. When the partition size falls below a pre-defined threshold, a direct sort
algorithm such as bitonic sort is used.
GPU-based quick multi-select
Our approach while similar to approach in [34], address some of the major drawbacks as related to the
k-NN application. For one, the quick-sort algorithm in [34] is only suitable for sorting a single input
array at a time. Secondly, inter thread block synchronization and synchronization between threads in
4the same thread block affects performance. Thirdly, the pre-fix sum operation that is used during the
partition process is quite an expensive operation. Fourthly, the two step process of partitioning involves
reading the same data from global memory twice (once for counting, once for writing). Finally, the write
process into the auxiliary array is un-coalesced. Our approach operates on multiple arrays simultane-
ously. Each array is handled by a single thread warp. Threads in a warp are executed simultaneously
on a single multi-processor and therefore are synchronization by default. Partitioning of an array is done
incrementally in 32 element wide segments. We use shared memory to ensure coalesced memory writes of
the results of partitioning into the auxiliary array in global memory. Our approach uses the warp voting
function ballot(p) to partition the input without reading the input array twice and without executing
the parallel-prefix sum. The ballot function ballot(p) fills a 32 bit unsigned integer, one bit per thread
in the warp, based on the evaluation of the predicate p.
Each thread in the warp first reads in an element into its register from global memory. Elements are
then written to a 32 element wide shared memory array with elements greater than equal to the pivot
being written from the right end and elements less than the pivot being written from the left end. To do
this, each thread needs to know where in shared memory to off load its element. We execute the warp
voting function based on a predicate which checks if the element in the register is greater than equal
to the pivot or smaller than the pivot. Threads which have an element greater than or equal to the
pivot set the corresponding bit to ’1’ and to ’0’ if the element is less than the pivot (Figure 1). If the
element in the register is less than the pivot, then the thread needs to find how many of threads before
it have elements less than the pivot and vice-versa. We use a combination of bit shift operations and the
popc(x) function on the integer result of the warp voting operation to accomplish this. The popc(x)
functions counts the number of bits set to ’1’ in the input integer ’x’. For example, if the warp vote
integer in binary is B = 0101...., then it is clear that threads 0,2 have elements less than the pivot and
threads 1,3 have elements greater than equal to the pivot. Each thread i within the warp computes the
result b = B >> (31− i). When the popc(b) function is applied to the result of this step, it will indicate
the position in shared memory at which thread i will off load its element that happens to be less than
the pivot. Similarly, [31− popc(b˜)] will indicate the position from the right side at which which thread
i will off load its element that happens to be greater than or equal to the pivot. In the example, thread
3 will bit shift B to the right by 29 bits and the result will be b = 0101. Then popc(b)=2. Therefore
thread 3 will off-load its element at the second location from the left in shared memory (Figure 2). Note
that the total number of elements in share memory that are less than the pivot is given by popc(B).
Two global counters, g< and g≥, keep track of the total number of elements less than the pivot and total
number of elements greater than equal to the pivot, respectively, are also maintained. These two counters
indicate location in the auxiliary array at which the warp writes the incremental results of pivoting from
shared memory. Next the threads write the contents of the shared memory into global auxiliary array
with threads whose id is less than popc(B) (number of elements that are greater than the pivot) writing
from the left side and other threads writing from the right side. This write process requires two coalesced
writes, one for elements smaller than the pivot and one for elements greater than or equal to the pivot,
into the auxiliary array (Figure 3).
With one warp per query, we must have a minimum of 1024 queries to fully utilize GPU resources. If
we use one thread block per query, we can reduce the minimum number of queries for full GPU utilization
to 128. When processing each row of the distance matrix using a thread block, each thread block will
have several thread warps (depending on the thread count) that will cooperatively pivot elements. While
writing the elements into shared memory, each thread has to determine its relative write position in
shared memory w.r.t. all thread block threads. As a first step, each thread finds its write position w.r.t.
threads in its own warp as described in the previous paragraph. Subsequently, all threads in the thread
block are synchronized. A inter warp pre-fix sum step determines the write position of each thread with
5respect to the entire thread block. The maximum number of thread warps per block is 16 (max. thread
count in a thread block is 512 and the number of threads in a warp is 32). Because of the small number
of elements, we use a single thread per thread block to conduct the inter warp prefix sum. This is much
more economical than a multi-threaded pre-fix sum.
Once a partition is complete, the output array (auxiliary array) has a left side of length L elements
each of whom is less than the pivot. The right side is of length R elements each of whom is greater than
equal to the pivot. Suppose we need K nearest neighbours, and K < L, then we need to process only
the left hand side. Suppose K > L, then we keep the left hand side as is, and partition the right hand
side to find K−L elements. Since the input and auxiliary arrays are swapped at the end of the partition
process, in the second case (K > L), we would have to copy the left hand side from the auxiliary array
to the input array. We can avoid copying the data by instead storing a stack of references which indicate
the start and end indices and the arrays (auxiliary or input) that the partitions that form the K nearest
neighbors are to be found. This significantly reduces the memory transactions needed for the operations.
Distance calculation
Our implementation supports three distance metrics, namely, Euclidian, Cosine, and Pearson. The
Euclidian distance between two vectors ~x, ~y is given by
dE(~x, ~y) =
√
‖~x‖2 + ‖~y‖2 − 2~x · ~y
The Cosine distance metric is given by:
dC(~x, ~y) =
~x · ~y
‖~x‖‖~y‖
Finally, the Pearson distance is given by:
dC(~x, ~y) =
xˆ · yˆ
‖xˆ‖‖yˆ‖
where, xˆ = ~x − x¯ and x¯ is the mean of the entries in ~x. Note that the Pearson distance coefficient is
essentially the Cosine distance of the centered data sets.
The process of finding either of these distances requires operations for finding vector means, vector
magnitudes and dot products. For two data sets X,Y , where the columns of X and Y represent the data
vectors ~xi and ~yj respectively, the n×m dot products
~xi · ~yj
{
i = 1, 2...n
j = 1, 2..m
are easily formulated as a matrix product XTY . There are very efficient libraries for dense matrix
multiplication which can be used for this purpose [35]. The process of finding vector means and vector
magnitudes are essentially vector reductions. The thrust library has optimized reduction by key which
we have used to simultaneously find the vector means and magnitudes of all vectors in X,Y .
Finding the Eulcidian and Cosine distances require the same inputs (dot products and norms of
~x, ~y). In the first parallel kernel operation, we compute the vector norms of the vectors in X,Y using a
combination of a transform iterator and reduction by key function. The transform iterator generates
the square of individual elements and feeds the result into the reduction by key function which in turn
6computes the square of the vector norms. The next step is to find the distance. In case of the Euclidian
distance, for finding the k nearest vectors to ~xi ∈ X from ~yj ∈ Y the squared distance formula is given
by:
d2ij = ‖~xi‖2 + ‖~yj‖2 − 2~xi · ~yj
The comparison to find the k nearest neighbhors of ~xi is between the numbers d
2
ij . Furthermore, all of
the d2ij have a common addition factor ‖~xi‖2. Therefore, it is sufficient to compare the distance metric
d′ij = ‖~yj‖2 − 2~xi · ~yj . This saves an addition operation. For finding the k nearest vectors to ~yi ∈ Y
from ~Xj ∈ X, we follow the same process but find the matrix of dot products Y TX by simply taking a
transpose of the matrix XTY which we computed earlier. The same analysis is valid for Cosine distances
as well.
For finding the Pearson distance, we need to pre-process the raw data to center it. We use the
reduction by key to find the vector means. We then center each vector using one thread block per
vector. Once the data is centered, the process of finding the distance metric is the same as that of the
Cosine distance.
Results
Our algorithms were written in NVIDIA’s CUDA [29] and executed on a Tesla C2050 compute card. We
used gcc4.2 with appropriate optimization flags. This card has 448 serial processors and a peak single
precision performance of 1.03 TFlops. The RAM memory is 3GB with a global memory bandwidth of
144 GB/s. We used CUDA 4.2 drivers for our implementation. We performed a comprehensive set of
tests against implementations by Garcia et al. [23], and Sismanis et al. [30]. Both these algorithms are for
k-NN. We also benchmarked our algorithm against the nth element from the standard template library
and the GPU-based radix/bucket select implementation of kth-element algorithm by Alabi et al. [33].
The work by Alabi et al., as indicated earlier, is slightly different since they just return the kth largest
or smallest element and not k-NNs. This means that they do not keep track of the k-NN elements and
therefore perform less work than our algorithm and the implementations by Garcia and Sismanis. For
accurate comparison, we downloaded the all GPU codes (Sismanis, Garcia, Alabi) and recompiled it using
the same compiler and CUDA drivers as the ones we used to compile our code. The test data was a
matrix (Q× n, Q is the number of queries, and n is the size of the corpus data set) of uniformly random
floating point numbers with indices. In some tests, indices were left out.
For large data sets, the code developed by Garcia et al. [23]., batches execution of multiple queries.
For large n, the size of the batches (i.e., the number of queries) can cause underutilization of GPU re-
sources. We chose parameters in our data sets n,Q in a way that the algorithm by Garcia is operating
at its full potential. Figure 4 shows the results of the benchmarks where kept Q constant and varied the
parameters k, n. We set the number of simultaneous queries Q = 8192. We varied the number of closest
neighbours as 6 ≤ log2(k) ≤ 9. Also, we varied the size of the corpus data as 13 ≤ log2(n) ≤ 18. We only
benchmarked the search part of the algorithm since the method for distance calculation is virtually iden-
tical between the two methods. Figure 4 the performance advantage of our algorithm. There is dramatic
gain in speedup when k grow. As k grows, Garcia’s algorithm shifts it’s k-NN stack from shared memory
to global memory and is saddled with all the associated pitfalls such as un-coalesced memory access. In
figure 5, we illustrate the effect of changing the number of queries. In this example, we kept the size
of the corpus at n = 65536 and changed the number of queries as 8192 ≤ Q ≤ 65536. Simultaneously,
we changed the number of selections as 64 ≤ k ≤ 512. For small queries, Garcia’s method underutilizes
7the GPU. As we increase the number of queries, the GPU utilization increases and therefore, we see a
decrease in speedup from the peak. For the largest sizes of k = 512 and Q = 65536 that fit in our GPU
memory, our method is 80× faster.
For the benchmarks against work by Sismanis (Figure 6), we compared the selection method alone.
We kept the product N × Q = 227 constant, where N is the number data corpus elements (columns in
the distance matrix) and Q is the number of query elements (rows in the distance matrix). We plotted
our speedup again the ratio log2
(
n
Q
)
. We ran a thousand trials for each evaluation and averaged the
results. As seen in the figure 6, the performance gains for various k rapidly rise with log2
(
n
Q
)
, reaches a
saturation level, and then falls for large values of log2
(
n
Q
)
. The degradation with performance occurs at
log2
(
n
Q
)
= 13. This is point corresponds to Q = 128, i.e., where the number of thread blocks falls below
128. At this stage, our algorithm is not able to fully utilize GPU resources. We show in a subsequent test
that our algorithm saturates the GPU only when the thread block count exceeds 128. The performance
advantage grows with k. We were able to benchmark only upto k = 512 as the Sismaniss implementation
cannot handle k > 512. With increased GPU RAM, we can handle larger distance matrices and there-
fore, have more queries Q for large values of n. For example, if we had a GPU with 18 GB of available
RAM instead of the current 2GB, we would be easily able to handle distance matrices of sizes 128× 223.
This would push the point of performance degradation to a point given by log2
(
n
Q
)
= 16. Conse-
quently we envision our algorithm to perform even better on fused GPU-CPU architectures which have
unified memory access to main CPU RAM. Such processors will become mainstream in the next 2-3 years.
Our third set of benchmarks were against the radix/bucket select-based kth statistic algorithm imple-
mented by [33]. This implementation takes one query at a time. Therefore, our comparison tests involved
initially loading all the entire distance matrix into GPU RAM and then invoking the radix select algorithm
one query at a time. This approach adds kernel launch overhead to the time for calculation. However,
the typical kernel launch overhead for the GPU in our tests is 5.7 micro seconds and therefore nearly two
orders of magnitude smaller than the time required for task execution. Figure 7 shows the results of our
benchmarks. For this battery of test, we kept the product n ×Q = 228 constant. Once again, we ran a
thousand trials for each evaluation and averaged the results. For low values of log2
(
n
Q
)
, our approach
completely dominates. This is because in this regime, the implementation by [33] underutilizes GPU
resources. As the ratio log2
(
n
Q
)
increases, our performance advantage decreases. At log2
(
n
Q
)
= 14, our
algorithm starts underutilizing GPU resources because the number of thread blocks in operation falls
below 128. The method of [33] achieves GPU saturation only at log2
(
n
Q
)
= 18 (i.e., n = 223, Q = 25).
Even at this point, our algorithm is slightly faster (≈ 2×), even though it is underutilizing GPU resources
and is performing significantly larger amount of work keeping track of k-NNs instead of finding just the
kth statistic.
Figure 8 illustrates our tests to investigate GPU saturation. In these tests we kept n = 220 constant
and varied Q, the number of queries from Q = 23 to Q = 28. For various values of k it can be seen that
the time per query drops with the Q and flattens out at Q = 28. Since we are utilizing one thread block
per query, we should have at least 128 queries to fully utilize GPU resources.
Finally, we benchmarked our selection algorithm against the Standard Template Library nth select.
Just as in [33], the nth select algorithm works on a single query. We compared our implementation
with a single threaded nth select working one query at time. The data was loaded into memory ahead
8of time and queries were processed in a for loop. Figure 9 shows the results of the benchmark. In this
test we varied the parameter k as 2 ≤ k ≤ 1024 and the parameter n as 16 ≤ log2(n) ≤ 20 . The speedup
increases with n and as can be seen in the figure does not reach saturation even at n = 220. There is
slight degradation with increase in k which is obvious since the larger k entails keep track of a larger list
of elements. In our tests, we achieved around 41× speedup for the largest k with the largest data sets
that could be accommodated in our GPU RAM.
Discussion
We have successfully developed and implemented a multi-query k-NN algorithm on the GPU. Our algo-
rithm is an implementation of the Quick Select method and uses the architectural advantages of modern
GPUs. For corpus data that fit in GPU memory, based on our benchmarks, our algorithm outperforms
all current state-of-the art methods. There are however many limitations to our method. To achieve full
GPU saturation, we cannot have the number of queries Q < 128,i.e., we need to have at least 128 thread
blocks running simultaneously. Given the roughly 2GB available memory, this restricts the number of
elements in the corpus data to n < 2097152. With the newer fused GPU-CPU processors, with unified
RAM (upto 64 GB), we will be able to handle much larger data sets. We are also looking at batch
execution with data partitioning for large corpus data that do not fit into GPU memory. We may be able
to overlap computation with data transfer to and from the CPU RAM to reduce overall execution time.
Batch execution will obviously require merging of results between executions and additional memory to
store intermediate results. We believe there will significant opportunities for optimization based on the
number of queries, corpus data size, and the dimension of vectors in the corpus data. This research will
be explored in subsequent publications.
Figures
Figure 1: Read in process. Read in of the array is done incrementally in sets of 32 elements. As
illustrated the memory access is coalesced. The value if stored in a register. Simultaneously, the invocation
of the warp voting function fills the bit array B based on the evaluation of the predicate which indicates
if value in the register is greater than equal or less than the pivot.
Figure 2: Pivot process. The pivot process is accomplished in shared memory. Each thread determines
where in the shared memory the value has to be written. Values less than the pivot are accumulated on
the left hand side and values greater than or equal to the pivot are accumulated on the right hand side.
Since all threads write to different locations, there are no bank conflicts.
Figure 3: Write out process: The thread id indicates (based on the computation popc(B) whether
a given thread is writing out an element less than the pivot or greater than or equal to the pivot. The
values g< piv and g≥ piv which are maintained in shared memory and updated incrementally indicate
the location in the global array the location of the last element that is less than the pivot and greater
than or equal to the pivot. This operation involves at most two coalesced memory writes.
Figure 4: Benchmark against GPU k-NN by Garcia for selection alone with varying size
of corpus data (n) [23]. We set the number of queries Q = 8192. This ensured full GPU utilization.
The parameter n was varied from 213 < n < 218. The number of nearest neighbors k was varied as
64 ≤ k ≤ 512. Except for k = 512, the speedup remains flat w.r.t. n. The dramatic gain in performance
with k is because the Garcia algorithm shifts its k-NN stack from shared memory to global memory as k
increases. This increases inefficiencies due to uncoalesced memory access. We achieved a speedup > 350×
for k = 512 and n = 218.
Figure 5: Benchmark of selection alone against GPU k-NN by Garcia for different query
sizes (Q). We set n = 65536. We varied the number of queries as 210 ≤ Q ≤ 213. Simultaneously,
9we varied the number of nearest neighbors as 64 ≤ k ≤ 512. Note that speedup falls as the number of
queries Q increases. This is because the Garcia algorithm increases GPU utilization as the number of
queries is increased. For the largest data sets that fit into GPU memory, corresponding to the level of
full GPU utilization by Garcia (Q = 213) and for the largest number of nearest neighbors (k = 512), our
algorithm is 80× faster.
Figure 6: Benchmark against work by Sismanis et al. [30]. These tests were performed for
elements that contained both values and indices. In this benchmark we varied log2(n/Q) as −3 ≤
log2(n/Q) ≤ 20. We kept the product n × Q = 227. We simultaneously varied k as 2 ≤ k ≤ 512.
Performance peaks at log2(n/Q) = 7 stays flat till log2(n/Q) = 11 and starts falling at log2(n/Q) = 13.
The decrease in performance corresponds to the number of queries Q falling below 128 where our method
underutilizes GPU resources.
Figure 7: Benchmark against work by Alabi et al. [33]. Here the benchmark is comparing the
speedup of selecting kth element vs selection of k-NN using our algorithm. These tests were performed
for elements with values alone. We kept the product n × Q = 228. We simultaneously varied k as
2 ≤ k ≤ 1024. Simultaneously, we varied log2(N/Q) as 2 ≤ log2(N/Q)22. There is a dramatic fall in
performance gain because the method by Alabi increases GPU utilization as n/Q increases. It reaches
saturation at n/Q = 218 [33]. Our algorithm starts underutilizing GPU resources at n/Q = 14. Even
when Alabi et al. is saturated and our algorithm is significantly underutilizing GPU resources, we are
1.8×. Once again, with a larger GPU RAM, our algorithm would perform significantly better.
Figure 8: Effect of varying the number of queries Q. In this benchmark we kept n = 220 and
varied the number of queries as 8 ≤ Q ≤ 256. As can be seen from the graph for various values of k, the
time per query decreases with increase in Q and roughly flattens our at Q = 128.
Figure 9: Benchmark against nth element. This benchmark is against a single core of the CPU. As
can be seen, the performance degrades slightly with larger values of k. The number of queries were set
to Q = 256. We ran up to n = 220. We achieve around 41× speedup. As can be seen from the figure,
the speedup graph has not saturated for the largest values of n that can be accommodated on our GPU.
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